Click here for EDACafe
Search:
Click here for IBSystems
  Home | EDA Weekly | Companies | Downloads | e-Catalog | IP | Interviews | Forums | News | Resources |
  Check Email | Submit Material | Universities | Books | Events | Advertise | PCBCafe| Subscription | techjobscafe |  ItZnewz  |
Synopsys
http://www.mentor.com/products/ic_nanometer_design/
Stone Pillar  Technologies
 EDACafe  EDA Portal, EDA News, EDA Jobs, EDA Presentations, EDA Newsgroups, Electronic Design Automation.

Silicon Canvas Releases Laker Version 3.1 with EDIF Support to Facilitate Schematic-Driven Full Custom Layout Flow

Features and Ease-of-Use Deliver the Best in Class Schematic-Driven-Layout flow for Real-World Custom Designs

San Jose, Calif., Dec. 29 Silicon Canvas, Inc. (SCI) today announced the release of Laker version 3.1. Highlights of this new release include EDIF 200 symbol and netlist support with topological placement, advanced features such as net router, pattern recognition for layout reuse, and auto drc correction. Also included in this release is the interface to MatrixOne's (formerly Synchronicity's) DesignSync version control tool. The patented Magic Cell� technology has been enhanced to support inter-digitized resistor and capacitor patterns, as well as, dummy gates to reduce linewidth control pattern anomalies of transistors. This new release is more attractive to a broad range of existing customers and new prospects because of their increased interest and desire to shift from a traditional polygon pushing methodology to a schematic driven layout flow methodology.

Laker has long been a recognized reference standard for full custom layout solutions, with more than 180 companies worldwide using it to deliver more than 1000 successful chip tapeouts.

Key new features and enhancements in Laker version 3.1 are listed below:

  • EDIF 200 symbol and netlist support with topological placement
  • Auto routing, based on connectivity information in the database, for single or multiple nets
  • Auto routing, based on labels, for single or multiple nets
  • DesignSync version control support interface
  • Interdigitized Magic Cell™ Resistor and Capacitors
  • Dummy gates in Magic Cell™ Transistors
  • Auto DRC correction
  • Deep Submicron (DSM) Design Rule recognition in Magic Cells™
  • Design For Manufacture (DFM) Design Rule capabilities
  • Enhanced ECO capabilities
  • Pattern recognition for layout reuse
With EDIF support, all schematic capture customers can have a smooth and straightforward flow migration to Laker's environment. Customers will immediately benefit from the flexible and proven schematic-driven-layout methodology as they experience a significant increase in productivity in their real-world custom design projects. Many customers have been testing Laker 3.1 with EDIF flow and have experienced great productivity gains. MediaTek, the world leading supplier of DVD chipsets is among one of them. "In MediaTek, we use Laker as our full custom layout editor. With new EDIF support, we jump our custom layout flow from polygon-pushing to Schematic-Driven Layout. Laker EDIF flow not only allows us to deliver Correct-by-Construction layout result, but more importantly it bridges our circuit design and custom layout flow."

About Laker
The Laker layout system is the next generation full custom layout solution. Its patented Magic Cell, Rule-Driven, and automation technology conservatively deliver 6X productivity gains over existing methodologies. With more than 1000 chip tapeouts, Laker is a proven product for designs ranging from analog-mixed signal to multi-million gate SoC designs.

Pricing and Availability
Laker 3.1 is available now. Laker is supported on the Sun Solaris, HP-UX, and Linux platforms including AMD Opteron machines. For more information and the price structure, please contact sales@sicanvas.com.

About Silicon Canvas
Silicon Canvas is the technology leader for full custom layout solutions. The company develops the Laker suite of tools - a completely new technology founded on best practices in computer software engineering with a clear focus on nanometer design requirements for analog, mixed signal, large complex IC's, ASSP, SoC, and test key designs. Silicon Canvas' toolset provides more automation and high performance capabilities to any design project which requires a more effective full custom layout solution. Customer applications include processors, computing systems, networking, telecommunication, and graphics ICs.

NOTE: Silicon Canvas is a registered trademark and Laker, Magic Cell & Rule-Driven are trademarks of Silicon Canvas, Inc. All other trademarks and registered trademarks are the property of their respective owners.


For more information, please contact:
Silicon Canvas, Inc.
Hau-Yung Chen
Phone: +1 (408) 321-0888
FAX: +1 (408) 321-0880
E-mail: hchen@sicanvas.com
Website at http://www.sicanvas.com

Cadence
Cadence
Synopsys
See Nassda at DATE 05 stand C4000


Click here for Internet Business Systems Copyright 1994 - 2005, Internet Business Systems, Inc.
1-888-44-WEB-44 --- Contact us, or visit our other sites:
AECCafe  DCCCafe  TechJobsCafe  GISCafe  MCADCafe  NanoTechCafe  PCBCafe  
  Privacy Policy